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ABSTRACT
Energy eciency has become the most important performance metric of integrated circuits
used in many applications ranging from mobile devices to high-performance processors. The
power problem permeates both computing and communication systems alike. Especially in
the era of Big Data, continuously growing demand for higher communication bandwidth
is driving the need for energy-ecient high-speed I/O serial links. However, the rate at
which the energy eciency of serial links is improving is much slower than the rate at which
the required data transfer bandwidth is increasing. This dissertation explores two design
approaches for energy-ecient communication systems.
The rst design approach maximizes the energy eciency of a transceiver without any
performance loss, and as a prototype, a source-synchronous multi-Gb/s transceiver that
achieves excellent energy eciency lower than 0.3 pJ/bit is presented. To this end, the
proposed transceiver employs aggressive supply voltage scaling, and multiplexed transmitter
and receiver synchronized by low-rate multi-phase clocks are adopted to achieve high data
rate even at a supply voltage close to the device threshold voltage. Phase spacing errors
resulting from device mismatches are corrected using a self-calibration scheme. The proposed
phase calibration method uses a single digital delay-locked loop (DLL) for calibrating all the
phases, which makes the calibration process insensitive to the supply voltage level. Thanks to
this technique, the proposed multi-Gb/s transceiver operates robustly and energy-eciently
at a very low supply voltage. Fabricated in a 65 nm CMOS process, the energy eciency
and data rate of the prototype transceiver vary from 0.29 pJ/bit to 0.58 pJ/bit and 1Gb/s
to 6Gb/s, respectively, as the supply voltage is varied from 0.45V to 0.7V.
In the second approach, observing that the data trac in a real system is bursty, a full-rate
burst-mode transceiver that achieves rapid on/o operation needed for energy-proportional
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systems is presented. By injecting input data edges into the oscillator embedded in a clas-
sical type-II digital clock and data recovery (CDR) circuit, the proposed receiver achieves
instantaneous phase-locking and input jitter ltering simultaneously. In other words, the
proposed CDR combines the advantages of conventional feed-forward and feedback archi-
tectures to achieve energy-proportional operation. By controlling the number of data edges
injected into the oscillator, both the jitter transfer bandwidth and the jitter tolerance cor-
ner are accurately controlled. The feedback loop also corrects for any frequency error and
helps improve the CDR's immunity to oscillator frequency drift during the power-on and
-o states. This also improves the CDR's tolerance to consecutive identical digits present
in the input data. Fabricated in a 90 nm CMOS process, the prototype receiver instanta-
neously locks onto the very rst data edge and consumes 6.1mW at 2.2Gb/s. Owing to its
short power-on time, the overall transceiver's energy eciency varies only from 5.4 pJ/bit to
10.7 pJ/bit when the eective data rate is varied from 2.2Gb/s to 0.22Gb/s.
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CHAPTER 1
INTRODUCTION
Over the past several decades, in accordance with Moore's law [1], the number of transistors
in an integrated circuit (IC), or simply a chip, has increased exponentially. This development
has led to rapid progress in various computing applications ranging from personal mobile
devices to high-performance computers. As the computing capability of an IC chip grows, the
communication bandwidth between chips also needs to increase. However, while computing
speed inside ICs continues to increase steadily as process technology scales down, the data
communication bandwidth cannot keep up with it; therefore, chip-to-chip, and especially
o-chip, wireline communication remains the bandwidth bottleneck of the overall system.
In order to bridge this gap, engineers have tried to both increase the signaling rate of each
input/output (I/O) pin and raise the number of I/O pins in an IC chip.
While transistor size has rapidly decreased, supply voltage has remained almost constant
in recent deep sub-micron technologies. Therefore, increasing transistor density has led
to higher power density, higher leakage current, and stagnating dynamic energy eciency.
The problem becomes worse at the package level because of the limited power budget of
packages. As a result, as the process technologies have scaled down, energy eciency has
become the most important performance metric of an IC in many applications. Especially,
in the case of chip-to-chip data communication, proportional energy eciency scaling should
be achieved; otherwise, the portion of I/O power in total system power will keep growing.
For example, Mansuri et al. [2] predict that I/O bandwidth demand will exceed 750TB/s
for super-computers by the year 2020, and I/O power could reach half of CPU power unless
I/O energy eciency is proportionally scaled. The need for energy-ecient I/O interfaces is
equally critical in mobile computing platforms, such as portable devices or sensor nodes in
the Internet of Things (IoT), due to the limited battery life. Therefore, in order to maintain
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the rapid performance progress of modern computing systems, it is necessary and important
to design an energy-ecient wireline transceiver.
This dissertation focuses on improving the energy eciency of high-speed wireline trans-
ceivers while maintaining their high performance (communication bandwidth). The design
approaches taken here are two-fold: near-threshold voltage (NTV) operation and rapid on/o
(ROO) operation. In order to apply these techniques, many circuit-design related issues arise
and many circuits supporting the proposed ideas are required, which will be explained in
detail in the following chapters. Before delving into the details, in the rest of this chapter
the basic principles of high-speed wireline transceivers will be reviewed.
1.1 High-Speed Wireline Transceiver Architectures
Figure 1.1: A typical high-speed serial link (embedded clock architecture).
Figure 1.1 shows the overall block diagram of a typical high-speed wireline transceiver used
widely for chip-to-chip communication [3]. In a transmitter (Tx), a serializer (SER) receives
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parallel data bus and serializes them using a high-speed clock generated by a phase-locked
loop (PLL). This data is transmitted successively by a driver (DRV) through a properly
terminated channel to prevent signal reection. In a receiver (Rx), a clock and data recov-
ery circuit (CDR) generates a sampling clock from incoming random data for correct data
recovery as shown in Fig. 1.1. This type of communication needs precise control over the
timing, and the PLL and CDR implemented by negative feedback loops are used to achieve
great timing accuracy. The transceiver architecture like Fig. 1.1 is called embedded clock
architecture because the receiver has to identify the data rate of the transmitted data and
extracts the clock frequency and phase information, which is embedded in the data, using
its own CDR block.
Figure 1.2: Forwarded clock architecture of high-speed serial link.
Figure 1.2 shows the block diagram of a dierent type of high-speed transceiver. In this
architecture, a transmitter forwards a clock that is synchronized with the transmitted data
to a receiver through a separate channel to simplify the clock recovery process in the receive
side. In contrast to embedded clock architecture, because the exact clock information is
directly given to the receiver, a complex CDR circuit is not required in the receiver. As
shown in Fig. 1.2, the receiver only needs a de-skew block, which compensates for the
channel delay mismatch between the transmitted data (DATA) and the forwarded clock
(FWDCLK) by providing a proper timing delay to the forwarded clock for correct data
recovery. Although this architecture simplies the receiver design complexity, it requires an
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additional channel for data communication. Thus, it has been widely used for I/O interfaces
with many parallel short lanes, where the dedicated hardware and power for forwarding the
clock can be amortized [4].
1.2 Performance Metrics of High-Speed Wireline Transceiver
In order to quantify the performance of a high-speed wireline transceiver, several performance
metrics are widely used and some of them that will appear many times in this dissertation
are introduced here.
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Figure 1.3: Input and output of bandlimited channel.
First, since high-speed wireline I/O links are designed for chip-to-chip data communica-
tion, the bit error rate (BER) has to be as low as possible. However, due to the imperfection
of the building blocks of a transceiver, BER can be degraded severely in practice. For ex-
ample, the limited bandwidth of the channel and the circuit noise of the transceiver result
in a distorted signal at the output of the channel, or the input of the receiver sampler, as
shown in Fig. 1.3. The quality of the received signal can be described and analyzed using
an eye diagram as shown in Fig. 1.4. In the eye diagram, the received signal is displayed
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Figure 1.4: An example of an eye diagram.
on the vertical input with the horizontal sweep rate set at the data rate. Larger eye open-
ing implies better transmitter performance, and as the eye opening becomes smaller, the
receiver requires more equalization and sensitive low-noise samplers consuming more power
to achieve lower BER performance.
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Figure 1.5: An example of a bathtub curve.
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While the limited bandwidth of the channel reduces the eye opening and degrades BER
in a deterministic manner, circuit random noise aects BER probabilistically [5]. Especially,
timing uncertainty (also called jitter) or phase noise of the clocks generated by the PLL or
CDR plays an important role in determining the overall transceiver BER performance. Due
to the sampling clock jitter, in practice, the receiver sampling position can be deviated from
its optimal position, which is mostly the center of the eye. Depending on the eye opening
and the standard deviation of the sampling clock jitter, BER at a certain phase oset from
the center of the eye is decided. The measured BER as a function of sampling phase is
displayed using a bathtub curve as shown in Fig. 1.5. A wider sampling phase margin at
a given BER is preferred. For link performance analysis and estimation, in most cases the
random component of clock jitter is modeled as a Gaussian random variable with zero mean
and nite variance whose magnitude is determined by the noise performance of the circuit
blocks. Assuming that the deterministic jitter and the random jitter are independent, the
total clock jitter can be calculated by convolving the two probability density functions.
Figure 1.6: An example of jitter transfer specication.
When the embedded clock architecture is employed for link implementation, in order to
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Figure 1.7: An example of jitter tolerance specication.
evaluate the performance of a receiver or CDR, two additional performance metrics are
widely used: jitter transfer and jitter tolerance [6]. Ideally, even though a CDR receives
noisy data stream, it should be capable of generating a clean clock while not making any
errors in recovered data. Jitter transfer (JTRAN) and jitter tolerance (JTOL) illustrate how
well a CDR performs in these two aspects. First, jitter transfer quanties how much amount
of jitter is transferred from noisy input to output (recovered clock). Specically, in long-haul
links using repeaters, CDRs should limit jitter peaking to prevent noise amplication [7, 8].
Figure 1.6 shows the required jitter transfer performance for a SONET standard (OC-192) [9].
Compared to jitter transfer, jitter tolerance characterizes the robustness of a CDR against
input jitter, which is measured as follows. Input data is phase modulated with a sinusoidal
tone and applied to the CDR. At each modulating frequency, the amplitude of the sinusoidal
jitter is increased until the BER of the CDR deteriorates to a pre-specied level, e.g. 10 12.
By repeating this process over a range of frequencies, the complete jitter tolerance prole
can be constructed. As an example, Fig. 1.7 shows the required jitter tolerance performance
for a SONET standard (OC-192) [9].
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Lastly, energy eciency of a high-speed transceiver is dened as the average energy con-
sumed while communicating, i.e. transmitting and receiving without error, a single bit by
the transceiver. In other words, it can be represented using the ratio between the mea-
sured power dissipated by the transceiver and its data rate, and it is expressed in pJ/bit
or mW/Gb/s. Thus, a smaller number indicates better energy eciency of the transceiver.
However, because there is fundamental tradeo between power consumption and circuit
noise, less transceiver power generally results in more noise, which in turn implies smaller
eye opening, narrower sampling margin in the receiver, and worse BER performance of the
transceiver. Thus, it is important to estimate and analyze the link performance at the initial
design stage to achieve the optimal energy eciency without sacricing other performance
metrics, such as the targeted BER (mostly less than 10 12).
1.3 Prior Energy Eciency Improvement Techniques
As mentioned in the previous section, most high-speed wireline transceivers are composed of
several common building blocks, so various circuit-level design techniques have been devel-
oped to reduce the power consumption of each block, thereby achieving good overall energy
eciency of a link. Some of the prior design techniques are introduced here.
Two of the dominant sources of power dissipation in high-speed transceivers are the output
driver in the transmitter and clocking circuits used in both the transmitter and receiver.
In [10], an oset-trimmed sensitive receiver was designed to reduce transmit swing, thereby
greatly reducing the transmitter power. In order to reduce the output driver power, [11{
13] implemented low-swing voltage mode (VM) drivers instead of using a current-mode
logic (CML) driver. Ideally, the energy eciency of dierential VM drivers is four times
better than that of CML drivers with the same voltage swing. Inductor-loaded resonant
clock distribution network was taken advantage of by [11] and [14] to reduce the power of
clock distribution circuitry in their transceivers. Software-based CDR and link calibration
technique was also used in [11]. In [15], an analysis on the tradeos involved in I/O power
optimization is presented. In all these works, circuit designers have focused on optimizing
the link energy eciency at its peak performance, or maximum data rate, with the nominal
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supply voltage, so in recently published links, energy eciency of less than 5 pJ/bit has been
achieved. However, all of these are only circuit-level techniques and applying these techniques
is not enough to achieve better than 1 pJ/bit energy eciency. Moreover, in many practical
link usage scenarios, optimizing the energy eciency only at its peak performance does not
necessarily translate to better energy eciency in overall system.
1.4 Thesis Organization
In view of these problems, this dissertation explores two dierent approaches|near-threshold
voltage (NTV) link and rapid on/o (ROO) link|to improve the energy eciency of high-
speed wireline transceivers. The rest of the dissertation is organized as follows.
In Chapter 2, a source-synchronous multi-Gb/s transceiver that achieves excellent energy
eciency lower than 0.3 pJ/bit is presented. To this end, the proposed transceiver employs
aggressive supply voltage scaling, and multiplexed transmitter and receiver synchronized by
low-rate multi-phase clocks are adopted to achieve high data rate even at a supply voltage
close to the device threshold voltage. Phase spacing errors resulting from device mismatches
are corrected using self-calibration scheme. The proposed phase calibration method uses
a single digital delay-locked loop (DLL) for calibrating all the phases, which makes the
calibration process insensitive to the supply voltage level. Thanks to this technique, the
proposed multi-Gb/s transceiver operates robustly and energy-eciently at a very low supply
voltage.
Chapter 3 presents a full-rate burst-mode transceiver that achieves rapid on/o opera-
tion needed for energy-proportional links. By injecting input data edges into the oscillator
embedded in a classical type-II digital CDR, the proposed receiver achieves instantaneous
phase-locking and input jitter ltering simultaneously. In other words, the proposed CDR
combines the advantages of conventional feed-forward and feedback architectures to achieve
energy-proportional operation. By controlling the number of data edges injected into the
oscillator, both the jitter transfer bandwidth and the jitter tolerance corner are accurately
controlled. The feedback loop also corrects for any frequency error and helps improve the
CDR's immunity to oscillator frequency drift during the power-on and -o states. This also
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improves the CDR's tolerance to consecutive identical digits present in the input data. Ap-
plying this technique to the prototype transceiver makes the energy eciency of the link
remain almost constant across a wide range of eective data rates.
Finally, the dissertation is concluded in Chapter 4 with a summary of the main contribu-
tions.
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CHAPTER 2
NEAR-THRESHOLD VOLTAGE LINK
2.1 Motivation
Continuously growing demand for higher communication bandwidth in computing systems is
driving the need for energy-ecient multi-Gb/s I/O serial links. However, the rate at which
the energy eciency of serial links is improving is much slower than the rate at which the
required data transfer bandwidth is increasing, so a new design technique to bridge this gap
is required. Thus the focus of this chapter is to nd ways to improve the energy eciency
substantially compared to that of the latest energy-ecient links while maintaining high I/O
bandwidth density.
The supply voltage of electronic circuits has a strong impact on both static and dynamic
power consumption, so lowering the supply voltage is the most powerful way to reduce power
dissipation [16]. Especially, for near-threshold voltage computing processors, there are huge
demands of I/O links for processor-memory interface or chip-to-chip communication, whose
required bandwidth is less than a few Gb/s for the latest technologies, but better energy
eciency is desired. Thus, many energy-ecient transceivers published thus far have tried
to reduce the supply voltage for better energy eciency. Most of them operate at relatively
low supply voltages, but the supply voltage of I/O has not been decreased as aggressively as
that of digital circuits [17]. Some of the prior low-voltage energy-ecient links are described
in the following.
In [18], using low-voltage circuit techniques, the prototype transceiver reduced the lower
supply limit to 1.6VTH (VTH around 0.55V). Implemented in a 0.25m CMOS process,
the supply voltage can go as low as 0.9V, while the nominal supply is 2.5V. From a 0.9V
supply, the link data-rate is 0.65Gbps using 5 multi-phase clocks with energy eciency of
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15.0 pJ/bit. In [19], the scalable I/O transceiver was designed to scale the supply voltage as
a knob to control the performance (speed) of the system. Implemented in a 65 nm CMOS
process, the lower limit of the supply voltage is 0.68V (estimated around 1.8VTH), where
the link data-rate is 5Gbps with energy eciency of 2.7 pJ/bit. Unlike [18], this one did not
use parallelism. (The concept of parallelism will be explained in more detail in the following
section.) In [20], one of the latest I/O transceivers operating at a low supply voltage is
presented. Implemented in a 65 nm CMOS process, the lower limit of the supply voltage is
0.6V (estimated around 1.58VTH), where the link data-rate is 4.8Gbps with energy eciency
of 0.52 pJ/bit. This link generated 4 multi-phase clocks using a poly-phase lter. Thanks to
its parallel architecture, this link was able to achieve very good energy eciency. As shown
in the prior art, lowering the supply voltage greatly improves the energy eciency, but it
also creates many design issues. In order to achieve both robust operation and excellent
energy eciency, our design approach is as follows.
Figure 2.1: Energy-ecient link with terminated transmitter and unterminated receiver.
The high-speed wireline transceiver power can be divided into two main categories, namely
static power and dynamic power. In short-channel environments where equalization is not
required, most of the static power consumed by high-speed serial links is the signaling power
dissipated by the transmitter output driver. This is mainly due to the presence of low
impedance (typically 50
) termination at both the transmitter and receiver sides to mini-
mize signal reection. In order to reduce signaling power greatly, we removed the receiver-
side termination while keeping the transmitter-side termination, as shown in Fig. 2.1. Sim-
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ulation results showed that the eye opening of the signal passing through a short loss-less
channel with this scheme was good enough for the data rates below 6Gb/s to achieve tar-
geted BER (less than 10 12) performance.
Figure 2.2: Dynamic power scaling according to supply voltage.
Most of the power consumed by the rest of the transceiver is dynamic power, which scales
quadratically with supply voltage for a xed data rate as shown in Fig. 2.2. As a result,
energy eciency can be signicantly improved by operating the transceiver at a lower supply
voltage. However, operating the transceiver at a low supply voltage is dicult, and it imposes
key low-voltage link design challenges, which will be explained in detail next.
The rest of this chapter is organized as follows. Section 2.2 reviews the general circuit
design implications in the low supply voltage regime and especially focuses on how lowering
the supply voltage aects the overall performance of the transceiver. In order to resolve the
key design challenges caused by the low supply voltage, a new phase calibration method that
uses a digital delay-locked loop (DLL) is proposed in Section 2.3. In contrast to prior phase
calibration schemes, the proposed technique works robustly even at low supply voltages
and enables the error-free communication of the whole transceiver at multi-Gb/s rates.
Section 2.4 provides circuit implementation details of the key building blocks of the proposed
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transceiver, namely, transmitter, receiver including low-voltage sampler, clock amplier, and
DCDLs used for de-skewing and in the phase calibration loop. Then, the measurement results
of the prototype transceiver will be presented, followed by the summary of the proposed work.
2.2 Low-Voltage Design Implications
In CMOS devices, the overdrive voltage, dened as the voltage dierence between the gate-
source voltage and the device threshold voltage, is the key parameter that determines the
device performance and characteristics such as trans-conductance or output impedance. The
gate-source voltage of the device is the same as or close to the supply voltage in most digital
circuits; thus when the supply voltage is reduced and approaches the threshold voltage, there
arise many issues that degrade the circuit performance. In this section, some of the issues
that can directly aect the high-speed transceiver's performance are studied thoroughly, and
the way they are resolved in the proposed energy-ecient transceiver will be presented.
2.2.1 Reduced Speed
First of all, the circuit delay increases as the supply voltage is lowered because of the reduced
overdrive voltage. Using the alpha power law model [21], the circuit delay of a digital gate,
e.g. an inverter, can be expressed as follows [22]:
Tg / LeffVDD
(VDD   VTH) (2.1)
where Tg, Leff , VDD, , and VTH represent the gate delay, devices' eective channel length,
supply voltage, mobility of carriers, and device threshold voltage, respectively. The value of
 is typically around 1.3 in deep sub-micron technologies. As can be clearly seen in (2.1), the
circuit delay increases signicantly as the supply voltage approaches the threshold voltage.
In the case of a transceiver, this increased delay limits the maximum achievable data rate.
Figure 2.3 shows the simulation result that illustrates the relationship between the maximum
data rate and the supply voltage in a 65 nm CMOS process using regular threshold voltage
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Figure 2.3: Simulated maximum data rate as a function of supply voltage.
devices. The maximum data rate for a half-rate system is assumed to be approximately
1
4(FO4Delay) , where FO4 delay is dened as an inverter delay with fanout of four [23]. It is
found that around the supply voltage of 0.45V, the maximum data rate becomes less than
1/20 of that under nominal 1V supply voltage.
To overcome this speed issue, the concept of parallelism similar to that used in digital
circuits was presented in [18, 24]. As depicted in Fig. 2.4, multiplexing many data paths
clocked by low-frequency clocks increases the data throughput. By just placing identical
drivers and receivers in parallel and using multi-phase clocks, it is possible to transmit and
receive data at higher speeds. Notice in Fig. 2.4 that both the overall speed and power triple,
which means this technique achieves the same energy eciency at triple the data rate. In
other words, thanks to parallelism, better energy eciency can be achieved at lower supply
voltages without performance degradation as shown in Fig. 2.5.
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Figure 2.4: Output and input multiplexing technique for transceiver.
Figure 2.5: Energy saving by supply voltage scaling and parallelism.
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2.2.2 Increased Noise
The second issue with low-voltage operation is related to the circuit noise. Generally, as the
supply voltage scales down, the internal signal swing has to decrease, while the device noise
does not. Reduced trans-conductance of the device degrades signal-to-noise ratio (SNR) even
more. Generating a low noise clock at a low supply voltage encounters the same problem.
As the supply voltage decreases, the oscillator output swing and slope reduce, and its phase
noise degrades, which makes low-noise clock generation dicult to implement with low power
dissipation using conventional methods.
Figure 2.6: Conventional low-voltage digital PLL.
Typically, the phase noise of an oscillator can be suppressed by embedding the oscillator
in a wide bandwidth analog phase-locked loop (PLL), but conventional charge-pump-based
PLLs are dicult to design at low supply voltages. Digital PLLs can operate at a low supply
voltage and occupy small area, but they suer from conicting noise-bandwidth tradeos
simultaneously between time-to-digital converter (TDC) quantization error and oscillator
phase noise. In other words, increasing the bandwidth to suppress oscillator phase noise
exacerbates output clock jitter due to increased TDC quantization error and vice versa.
Thus, in order to generate a clean clock using a conventional digital PLL as shown in Fig. 2.6,
either a low-noise oscillator or high-resolution TDC is needed. Since both of these options
mandate high power consumption, neither is suitable for implementing a clock generator for
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an energy-ecient transceiver.
Figure 2.7: Hybrid architecture of proposed low-voltage PLL.
The block diagram of the proposed low-voltage PLL is shown in Fig. 2.7. This PLL uses
a hybrid architecture containing an analog linear proportional path and a digital integral
path [25]. Since the proportional control path does not suer from quantization noise,
this architecture allows one to extend the PLL bandwidth to suppress the phase noise of the
voltage controlled oscillator (VCO), thereby achieving low noise performance with low power
consumption. In order to minimize the spur caused by the oset and non-zero set-up time
of the bang-bang phase detector (PD) used in the integral path, a symmetric NAND-based
decision circuit is used for generating digital early/late (E/L) outputs.
Figure 2.8 shows the simulated phase noise performance comparison between a conven-
tional digital bang-bang PLL and the proposed hybrid PLL. Both PLLs have the same
oscillator with the identical phase noise prole (-90 dBc/Hz at 1MHz oset frequency). In
order to guarantee error-free communication between the transmitter and the receiver, e.g.
BER less than 10 12, the standard deviation RJ of the PLL output random jitter has to
meet the following condition (assuming that the deterministic jitter is negligible):
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Figure 2.8: Simulated phase noise performance of digital PLL and hybrid PLL.
RJ  Tbit
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where Tbit represents 1 unit interval (UI) bit period, and Q(x) is dened as
Q(x) =
Z 1
x
1p
2
e( 
u2
2
)du: (2.3)
The simulation results indicate that the conventional bang-bang PLL should burn more
power to reduce the oscillator phase noise to achieve the same output jitter performance.
Thus, thanks to its large bandwidth, the hybrid PLL is a more energy-ecient solution for
low-noise clock generation in the low supply voltage regime.
2.2.3 Increased Mismatch
The last but most signicant diculty comes from the large device mismatch, especially
the threshold voltage mismatch. As CMOS technology processes scale down, the device
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mismatch becomes more severe, and it is a key factor that prohibits robust operation and
incurs large performance variation. More specically, the performance sensitivity can be
analyzed from (2.1). The circuit delay sensitivity to the threshold voltage variation (S
Tg
VTH
)
can be expressed as follows:
S
Tg
VTH
=
VTH
Tg
@Tg
@VTH
=
VTH
VDD   VTH : (2.4)
From (2.4), it can be seen that the circuit delay sensitivity depends heavily on the dif-
ference between the supply voltage and the threshold voltage. In other words, when the
supply voltage is large compared to the threshold voltage (e.g. under nominal supply volt-
age like 1V), the impact of small variation in threshold voltage can be minimal, but the
same amount of variation has signicant impact on the circuit performance when the supply
voltage is close to the threshold voltage.
This device mismatch is the main problem in high-speed transceiver designs, where it
impedes reduction of supply voltage. When using parallelism in a link to increase the data
rate as described in the previous section (see Fig. 2.4), equally-spaced low-rate multi-phase
clocks are necessary for multiplexing. Multi-phase clocks are typically generated from a
single VCO using identical delay cells. Ideally, identical delay cells have the same delay, and
the phase spacing between the adjacent phases is 1UI as illustrated in Fig. 2.9 (a). However,
in practice mismatches in the delay cells cause the phase spacing between adjacent phases
to be unequal. In other words, identical delay cells no longer have the same delay, so the
multi-phase generator provides clocks with non-uniform phase spacing as shown in Fig. 2.9
(b). Phase spacing errors translate to expanded and compressed data bits, as shown in
Fig. 2.9 (b), reducing the receiver timing margin and increasing BER. This eect is a critical
problem in overall link performance. In the following section, this issue will be explained in
more detail and a solution to this problem will be presented.
20
Figure 2.9: VCO as a multi-phase generator: (a) ideal case and (b) practical case.
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2.3 Phase Calibration
Let us rst look at how much phase mismatch is increased by lowering the supply voltage.
Figure 2.10 shows the Monte-Carlo simulation result of a multi-phase generator shown in
Fig. 2.9. The supply voltage is swept from around 0.5V to 0.6V. It can be clearly seen
that the standard deviation of phase mismatch increases dramatically as the supply voltage
approaches the threshold voltage. Compared to 0.6V supply, the energy eciency improves
fourfold at 0.5V supply at the expense of threefold increase in phase mismatch. Thus, for
robust transceiver operation, we need to nd a way to calibrate the unequally spaced multi-
phase clocks. In the following, some of the prior art to overcome the phase mismatch problem
will be summarized, and the drawbacks of these eorts in the near-threshold voltage regime
will be highlighted.
Figure 2.10: Monte-Carlo simulation result of phase mismatch in multi-phase generator.
2.3.1 Prior Art
One of the proposed phase calibration schemes is to use multiple DLLs to force the phase
relationship between multi-phase clocks [26, 27]. In steady state, multiple DLLs in the
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Figure 2.11: Multi-phase generation using multiple DLLs.
calibration block control each delay cell independently as shown in Fig. 2.11 so that the
multi-phase generator can produce equally-spaced multi-phase clocks. However, this scheme
has some drawbacks. First, since analog DLLs are used, it is sensitive to process, voltage, and
temperature (PVT) variations, and it also requires many loop lter capacitors, which occupy
great die area. More importantly, this scheme cannot work robustly at a low supply voltage
because multiple phase detectors (PDs) in the calibration block have inevitable mismatch
and varying oset. Thus, when the supply voltage becomes lower, this varying PD oset
will appear as larger residual phase mismatch of nal multi-phase clocks even if the feedback
loops settle, so this technique cannot be applied for low-voltage operation.
Another popular method to overcome the phase mismatch is to use the so-called code
density test [28]. This scheme exploits the fact that, if the multi-phase clocks are equally
spaced and if a random event that is uniformly distributed over time is generated, then the
number of events occurring during each adjacent phase spacing should be identical. This
random event is, in most cases, generated by using an asynchronous clock (e.g. clock with
small frequency oset), and the calibration block controls the delay cells independently as
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Figure 2.12: Multi-phase generation using code density test.
shown in Fig. 2.12 until it collects equal numbers of asynchronous clock rising edges during
adjacent phases [29, 30]. However, this scheme also has some drawbacks. First, it requires
a separate clock which is completely uncorrelated with the reference, which means that
additional clock generator is needed for this method. Moreover, due to the sampler oset in
the calibration block, which is sensitive to the supply voltage, phase mismatch can remain
even after the calibration if this scheme is used at a low supply voltage.
2.3.2 Proposed Phase Calibration
In view of the shortcomings of prior art, a new phase calibration method to calibrate the
phase mismatch robustly even at a low supply voltage is proposed in this section [31]. Similar
to the prior art, the proposed phase calibration block controls the capacitor array, imple-
mented with NMOS devices, located at the output node of each delay cell by which the delay
of each clock is controlled independently (see Fig. 2.13). The whole calibration process is
done in ve steps as explained next.
In the rst step, the PLL is locked to the reference clock (see Fig. 2.14(a)). In steady
state, the PLL enforces the period of the VCO to be exactly the same as the reference clock
period. In other words, the spacings between 8 adjacent phases sum to exactly 8UI even
if each phase spacing may not be 1UI. Letting Ti and TREF represent the timing dierence
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Figure 2.13: Schematic of proposed VCO and its delay cell.
between adjacent phase clocks i and i+ 1 and the reference period respectively,
7X
i=0
Ti = TREF : (2.5)
Important to note here is that (2.5) still holds even if the PD of the PLL has some oset.
In the second step, the phase spacing or the timing dierence between all the adjacent
phases is measured in the form of a digital word by using a digital DLL. For this measurement,
two adjacent phase clocks are selected and fed into the DLL as shown in Fig. 2.14(b). In
steady state, the DLL forces the delay of the digitally controlled delay line (DCDL) to be
equal to the phase spacing of adjacent phases to be measured. Under this condition, the
accumulator output, K[i], represents Ti in digital domain. By repeating this process for
all the 8 adjacent phase combinations, all the phase spacings are measured and stored in
registers. Due to the phase mismatch, each K[i] will settle to dierent values in steady state.
Assuming that the DCDL is linear and letting KDCDL and td represent the DCDL gain and
its nominal delay respectively, for each i, in steady state
Ti = KDCDLK[i] + td: (2.6)
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Figure 2.14: Proposed phase calibration.
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Note that a single PD is used for measuring all the phase spacing, so if there is some oset
in the PD, (2.6) will be modied to (toffset represents the equivalent static phase oset of
the PD)
Ti = KDCDLK[i] + td + toffset: (2.7)
Also note that the main PLL forces the phase relationship of each adjacent phase clock
such that harmonic lock or stuck problems do not need to be considered and the DLL of the
calibration loop will always settle to the desired state.
After measuring each phase spacing, in the third step, 1UI phase spacing is estimated.
Because the sum of all phase spacings should be equal to 8UI or TREF , which implies that
their mean should be equal to 1UI, regardless of phase spacing errors, this estimate can be
simply implemented in digital domain by taking the average of the values from K[0] to K[7].
Therefore, the mean value bit provides an accurate estimate of 1UI phase spacing within
the resolution of the DCDL. This estimate is used in the next step for calibrating the phase
mismatch of each clock. This step can be expressed as
bit =
1
8
7X
i=0
K[i] =
1
8
7X
i=0
Ti   td   toffset
KDCDL
: (2.8)
In the fourth step, each phase is corrected accurately. The PLL is disabled in this step to
prevent any interaction between the PLL and the calibration loop. Then the DCDL control
word is set to bit to provide 1UI delay estimate. When bit is applied to the DCDL in the
DLL, the DCDL delay Tbit is set as
Tbit = KDCDLbit + td =
1
8
7X
i=0
Ti   toffset = 1
8
TREF   toffset: (2.9)
Next, as before, two adjacent phase clocks are selected and fed to the digital DLL formed
around the VCO delay stage (see Fig. 2.14(d)). In steady state, the output capacitance
of each delay stage is tuned such that the phase spacing is equal to the delay of DCDL,
which is an accurate estimate of 1UI. By repeating this process for all eight adjacent phase
combinations, the relationship Ti = Ti+1 is achieved for all values of i. Note that the PD
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oset toffset is cancelled in this step because the identical feedback loop and components are
used in both measurement and calibration steps
In the nal step, the PLL is enabled for re-locking the VCO to the reference clock (see
Fig. 2.14(e)). Because the PLL again forces the sum of Ti to be 8UI, and the calibration
loop forces all Ti to be equal, Ti = 1UI is achieved nally.
2.4 Circuit Implementation
2.4.1 Clock Generation
Figure 2.15: Proposed multi-phase PLL with phase calibration.
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Figure 2.15 shows the overall architecture of the proposed multi-phase PLL along with
the phase calibration scheme described in the previous chapter. This architecture has the
following advantages. Since the proposed phase calibration block shares the single digital
DLL for calibrating all the phases, the overall block occupies a small area. This sharing
also makes the calibration robust at a low supply voltage, as mentioned previously. The
magnitude of the PD oset is sensitive to the supply voltage, but in the proposed scheme,
only one PD is used for measuring and calibrating all the phases. Thus the static phase
oset of the PD is common to both measuring and calibrating processes, so the PD oset
is cancelled out after calibration and, unlike prior art, does not limit the calibration ac-
curacy. Although the proposed scheme is not operated in background, the phase spacing
measurement can be operated in the background to detect the phase mismatch variation due
to temperature or voltage variations. From this self-calibrated high-bandwidth multi-phase
PLL, eight equally-spaced low-noise multi-phase clocks are generated and distributed to the
transmitter and the receiver.
2.4.2 Transmitter
Figure 2.16: Proposed transmitter.
The transmitter architecture is shown in Fig. 2.16. Its output driver is composed of an 8-
29
to-1 output-multiplexed single-ended voltage-mode (VM) driver. In each of the eight output
drivers, a data bit is gated with 1UI pulse generated by performing logical AND operation
on two adjacent clock phases. Compared to a conventional output-multiplexed voltage-mode
driver such as [18,24], this implementation is better suited for low-voltage operation energy-
eciently because it reduces the number of stacked devices in the output driver [20]. The
output swing is set (nominally to 200mVpp) using an on-chip regulator implemented using
a pseudo-dierential common-source error amplier architecture for low-voltage operation,
and the output swing can be controlled by changing an external reference voltage. NMOS
transistors in the output driver are sized to have output impedance of 50
. Instead of a
full-rate clock, in order to save power, 1/8-rate clock is forwarded to the receiver using an
identical driver.
2.4.3 Receiver
Figure 2.17: Proposed receiver.
The receiver architecture is shown in Fig. 2.17. It consists of eight parallel oset-cancelled
low-voltage slicers, clocked by eight phases provided by the multi-phase PLL. Both the trans-
mit and receive side multi-phase generators have identical architecture and phase calibration
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block. The receiver samples the transmitted serial data and generates eight deserialized data
streams. Each slicer is implemented using a modied sense-amplier where oset cancella-
tion is performed at the amplier output nodes using digitally tunable capacitor array as
shown in Fig. 2.17. The sampler is designed to compensate for  3 variation in the oset.
Figure 2.18: Schematic of clock amplier.
Since the transmitter forwards low-swing clock to the receiver to save power, a limiting
amplier is required to amplify the clock swing before it is fed to any CMOS circuits. The
schematic of the clock amplier that converts the low-swing forwarded clock into rail-to-rail
CMOS levels is shown in Fig. 2.18. It is implemented using a CML-to-CMOS converter
similar to that used in [32] without CML ampliers. Due to the low input voltage swing (0
to 200mV), a PMOS input dierential pair is used. In order to guarantee the rail-to-rail
swing, the output of the amplier is connected to an inverter chain before it is fed to the
next block. The input-referred noise and oset of the limiting amplier directly impact the
jitter and the duty cycle of the received clock and therefore should be minimized. To that
end, transistors sizes in the amplier and inverter chain were chosen carefully after process
corner simulations. The amplied clock is fed to a DCDL, which is explained next.
Because the proposed energy-ecient transceiver has forwarded clock architecture, de-
skewing needed to mitigate path mismatch between the data and clock channels is performed
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Figure 2.19: Schematic of digitally controlled delay line.
using a single DCDL in the clock path whose range is designed to span 1UI. The schematic
of the DCDL is shown in Fig. 2.19. The DCDL in the phase calibration block has the same
structure, diering only in its controllable delay range. This dierence is because the variable
delay range of the DCDL for de-skewing has to be 1UI for correct data recovery, while, in
case of phase calibration, the absolute delay of the DCDL from its input to its output has
to be 1UI for generating correct reference delay. For this reason, dierent magnitudes of
external bias current are applied to each DCDL. This external bias current is also used to
compensate for process variation. The output of the de-skewing DCDL is fed to the multi-
phase PLL (Fig. 2.15) to generate eight equally spaced clocks for sampling and deserializing
the input data stream.
2.5 Measurement Results
The prototype transceiver was implemented in a 65 nm CMOS logic process, where NMOS
threshold voltage is estimated to be around 380mV from the measured result. The transceiver
occupies an active area of 0.15mm2, and is packaged in QFN48 package. The die micrograph
and its layout are shown in Fig. 2.20. Since we did not have access to the timing libraries
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Figure 2.20: Die micrograph and layout.
for low-voltage digital standard cells at a low supply voltage, all the synthesized blocks are
designed in a conservative manner. Optimally synthesized digital blocks would lead to a
smaller area of the prototype transceiver. Operating from a supply voltage range of 0.45V
to 0.7V, the transceiver can support data rates from 1Gb/s to 6Gb/s.
Figure 2.21 shows the measured long-term absolute jitter of the proposed multi-phase
PLL. At 0.45V and 0.5V supply voltages, the PLL generates 125MHz and 250MHz clock
with 15.7 psrms and 7.7 psrms jitter, while consuming 40.5W and 75W power, respectively.
The performance summary of the implemented PLL and the comparison with other low-
voltage digital PLL designs are shown in Table 2.1. Thanks to its analog proportional control
and large oscillator phase noise suppressing bandwidth, the proposed PLL can generate a
low-noise clock compared to other digital PLLs. Even at 0.45V supply voltage, it shows
better jitter performance than others. The proposed PLL shows the best gure of merit
among low-voltage PLLs. Note that the measured power consumption of the proposed PLL
includes the power dissipated by the clock buers for distributing the multi-phase (eight)
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Figure 2.21: Measured PLL long-term jitter: (a) 250MHz at 0.5VDD, and (b) 125MHz at
0.45VDD.
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clocks to the multiplexed transmitter. Thus the actual power of the PLL only is much lower
than the value in the table.
Table 2.1: Low-voltage PLL performance summary and comparison
[33] [34] This work
Technology 90 nm CMOS 130 nm CMOS 65 nm CMOS
PLL Architecture All digital All digital Hybrid
Supply Voltage 0.5V 0.5 - 1.6V 0.5V
Oscillator Type Ring DCO Ring DCO Ring VCO
Output Frequency 480MHz 10 - 500MHz 250MHz
Power 78W 7200W @
500MHz
75W
RMS Jitter 7.9 ps (0.38%) 39 ps @ 191MHz
(0.74%)
7.7 ps (0.20%)
Area 0.057mm2 0.09mm2 0.014mm2
FOM -233.1 dB -203.8 dB -233.5 dB
 Including clock distribution network power
Next, the measured transmitter eye diagrams at various supply voltages are shown to verify
the impact of mismatch and to validate the eectiveness of the proposed phase calibration.
Shown in Fig. 2.22(a) is a 1.3Gb/s eye diagram at 0.45V supply before calibration. As
clearly shown, due to large mismatch, the eye opening is only 0.34UI. However, after phase
calibration (see Fig. 2.22(b)), the eye opening is increased by more than 55%.
The eye diagram of the 2Gb/s data stream at 0.5V supply before calibration is shown in
Fig. 2.23(a). Because the supply voltage is increased, the eye opening becomes slightly better
than that at 0.45V supply before calibration. However, the phase mismatch still dominates
and the eye opening is still less than 0.5UI. After phase calibration (see Fig. 2.23(b)), the
eye opening is increased by more than 40%.
As the supply voltage keeps increasing, it is found that at 0.6V supply, the impact of
phase mismatch starts decreasing, and at 0.7V supply, it becomes negligible (see Fig. 2.24).
In order to validate the benet of the proposed phase calibration in improving the energy
eciency of the transceiver, the eye diagrams of two cases are compared in Fig. 2.25. Both
are 1.3Gb/s data output, but the eye diagram in Fig. 2.25(a) is at 0.45V after calibration,
and that in Fig. 2.25(b) is at higher supply voltage without calibration. As can be seen,
the proposed phase calibration enables the transmitter to operate more robustly and energy
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Figure 2.22: Measured transmitter eye diagram at 0.45VDD: (a) before calibration and (b)
after calibration.
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Figure 2.23: Measured transmitter eye diagram at 0.5VDD: (a) before calibration and (b)
after calibration.
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Figure 2.24: Measured transmitter eye diagram at higher VDD: (a) 4Gb/s at 0.6VDD, and
(b) 6Gb/s at 0.7VDD.
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Figure 2.25: Measured transmitter eye diagram of 1.3Gb/s data stream: (a) at 0.45VDD
with calibration and (b) at 0.5VDD without calibration.
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eciently. The energy eciency of the overall transmitter including the multi-phase PLL
improves by 30% and the eye opening also increases by 20%.
Figure 2.26: Measured receiver bathtub curve.
The receiver bathtub curve is shown in Fig. 2.26. The receiver is driven by 2Gb/s PRBS7
data pattern with 200mVpp swing at 0.5V supply voltage. As can be seen, merely cancelling
the sampler oset is insucient to guarantee robust data recovery at such a low supply
voltage. Error-free operation is achieved only when both the sampler oset and phase
spacing calibration are implemented together.
The overall transceiver bathtub curve is shown in Fig. 2.27. The receiver is driven by
the transmitter with 200mVpp swing PRBS7 data through a channel consisting of package
parasitics, 0.5-inch Tx-side FR4 trace, 36-inch SMA cable, and 1-inch Rx-side FR4 trace.
Timing margin for BER less than 10 10 was around 0.15UI with both the sampler oset
cancellation and phase mismatch calibration.
Power breakdown of the prototype transceiver and its data rate and energy eciency
scaling according to the supply voltage are shown in Fig. 2.28. At 0.45V, the transceiver
achieves 1.3Gb/s data-rate with only 0.29 pJ/bit energy eciency. As the supply increases,
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Figure 2.27: Measured transceiver bathtub curve.
Figure 2.28: Measured transceiver power breakdown and energy eciency scaling.
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data-rate and corresponding power consumption scale accordingly. At 0.7V supply, the
transceiver achieves 6Gb/s data-rate with 0.58 pJ/bit energy eciency. As can be seen,
better energy eciency was achieved at lower supply voltage.
Table 2.2: Energy-ecient transceiver performance summary and comparison
[20] [19] This work
Technology 65 nm CMOS 65 nm CMOS 65 nm CMOS
Supply Voltage (V) 0.6 - 0.8 0.68 0.45 0.45 0.5 0.6 0.7
Data Rate (Gb/s) 4.8 - 8 5 1 1.3 2 4 6
PLL Energy
Eciency (pJ/bit)
No PLL N/A 0.04 0.04 0.04 0.08 0.11
Tx Energy
Eciency (pJ/bit)
0.3 @ 6.4Gb/s 1.5 0.21 0.18 0.20 0.26 0.31
Rx Energy
Eciency (pJ/bit)
0.17 @ 6.4Gb/s 1.2 0.07 0.07 0.07 0.12 0.17
Total Energy
Eciency (pJ/bit)
0.47 @ 6.4Gb/s 2.7 0.32 0.29 0.31 0.46 0.58
The performance summary and comparison with state-of-the-art designs are shown in
Table 2.2. Using low-voltage design techniques, the proposed transceiver achieves the best
energy eciency of around 0.3 pJ/bit. To the best of the author's knowledge, this energy
eciency is the lowest among all reported o-chip serial links. Another thing to note is that
this energy eciency is achieved from a single supply voltage. If dierent optimal supply
voltages are used in dierent blocks like other works, the energy eciency was measured to
be as low as 0.2 pJ/bit.
2.6 Summary
In this chapter, a source-synchronous multi-Gb/s transceiver that achieves excellent energy
eciency lower than 0.3 pJ/bit is presented. To this end, the proposed transceiver employs
aggressive supply voltage scaling, and multiplexed transmitter and receiver synchronized by
low-rate multi-phase clocks are adopted to achieve high data rate even at a supply voltage
close to the device threshold voltage. Phase spacing errors resulting from device mismatches
are corrected using self-calibration scheme. The proposed phase calibration method uses a
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single digital DLL for calibrating all the phases, which makes insensitive to the supply voltage
level. Thanks to this technique, the proposed multi-Gb/s transceiver operates robustly
and energy-eciently at a very low supply voltage. Fabricated in a 65 nm CMOS process,
the energy eciency and data rate of the prototype transceiver vary from 0.29 pJ/bit to
0.58 pJ/bit and 1Gb/s to 6Gb/s, respectively, as the supply voltage is varied from 0.45V
to 0.7V.
43
CHAPTER 3
RAPID ON/OFF LINK
3.1 Motivation
In Chapter 2, our focus was on improving the energy eciency of a high-speed wireline
transceiver operating during data communication. In system perspective, however, optimiz-
ing the link energy eciency at its peak data rate may not be sucient. For example, let
us think about a transceiver with clock embedded architecture. One concern of this archi-
tecture, in practice, is that in order to keep the link synchronized, the transmitter has to
transmit some unnecessary data continuously even if the system is idle and does not need
any communication. Otherwise, the CDR in the receiver loses the clock information. The
motivation of the work in this chapter, which introduces a rapid on/o link, comes from the
observation that the data trac in real systems is bursty. In other words, in many applica-
tions, links transmit useful data only sporadically and are inactive for a large portion of the
time. However conventional links consume nearly the same amount of power during this idle
time also. In such a scenario, optimizing power consumption only at peak performance does
not translate to energy eciency improvement at the system level. This will cause power
wastage in overall systems. For a better illustration, let us take a look at the following
example comparing two system designs.
Figure 3.1 (a) shows the block diagram of a typical sensor data processing system used
in many applications [35, 36]. The overall system is composed of sensors, analog front-end
(AFE) circuits, and digital microprocessors or digital signal processing (DSP) blocks. All
the analog signals from sensors are continuously read out and converted to digital data in
AFE, and all the data is transmitted to a digital circuit for further processing such as object
detection or recognition tasks. The problem with this type of system is that, when the
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Figure 3.1: Block diagram of (a) conventional data processing system and (b)
context-aware system.
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system is powered on, even if the sensors provide no useful information, the overall system
power consumption is constant and is proportional to the number of sensor nodes. Moreover,
as the number of sensors increases, the link has to transmit more data to the digital block;
thus, communication consumes larger portion of total system energy.
Because of this, recently circuit designers have tried to add some \smart" features to the
analog front-end part [37, 38] or the sensors [39] in order to better understand the context
of sensor data before transmitting it to the processors and to achieve better system-wide
energy eciency. By adding some low-end and low-complexity signal processing or machine
learning algorithm, AFE lters out the data that is considered unnecessary, and it transmits
only useful information to the digital block, where more complex signal processing tasks are
done. In contrast to conventional systems, the overall power consumption of this type of
system, a so-called context-aware system, is no longer dependent on the number of sensors
but rather is proportional to the occurrence of events of interest. In this case, communication
is required only when events occur, which implies that a link that can support rapid turning
on and o characteristics is required in context-aware system design. In this chapter, design
techniques for a rapid on/o link, especially focusing on the receiver, for energy-proportional
operation are presented.
Burst-mode communication is most commonly used in point-to-multipoint ber access
systems such as passive optical networks (PON) [40]. More recently, burst-mode commu-
nication has also been employed to save energy in memory interfaces [41, 42]. Because of
wide variation in work load patterns of most practical computing systems, chip-to-chip links
operate with very bursty data and their full data transfer bandwidth is seldom utilized. As
a result, conventional techniques that improve power eciency at peak data rate (maximum
bandwidth) such as those reported in [11, 14] do not necessarily help achieve low energy
operation. Instead, turning the links on and o in accordance with the burst data can help
maintain constant energy eciency across a wide range of data bandwidth requirements.
This behavior is referred to as energy-proportional operation [43]. The eectiveness of burst-
mode communication to achieve energy proportionality greatly depends on how quickly the
links can be turned on and o.
There are two design requirements to achieve perfect energy-proportional operation. Ide-
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Figure 3.2: Eect of non-zero turn-on time to energy proportionality.
Figure 3.3: Eect of non-zero o-state power to energy proportionality.
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ally, zero exit latency in transitioning between on and o states is desirable as it results in
energy-proportional operation from near zero data throughput to the peak data through-
put. In addition, in o state, the link power must become zero. Figure 3.2 shows the eect
of non-zero turn-on time to energy-proportional operation. A long turn-on time results in
wastage of power while exiting the idle state, which reduces the eective data-rate range over
which constant energy eciency is achieved. In practice, circuits employing low bandwidth
feedback loops, especially PLLs and CDRs, pose the biggest challenge in reducing the exit
latencies to nano-second level. Due to this, one might consider not turning o PLLs/CDRs
during the idle state. However, this greatly increases the idle state power, which severely
restricts the energy-proportional range as shown in Fig. 3.3. For this reason, designing a
fast on/o PLL and CDR is critical to make best use of the burst-mode operation. In [44],
the problem of lowering the lock time of PLLs was addressed, but those techniques cannot
be applied to lowering CDR lock time. Hence, the focus of this chapter is the design of
a burst-mode receiver that (a) recovers data within few bits and (b) achieves nano-second
scale exit latency needed for energy-proportional operation.
The rest of this chapter is organized as follows. Section 3.2 reviews prior art on burst-
mode CDRs and highlights the drawbacks of previously reported CDRs. The proposed CDR
that uses a combination of feed-forward periodic data injection and feedback phase tracking
is presented in Section 3.3. In Section 3.4, the impact of periodic injection on the noise
performance of the proposed CDR is analyzed. Section 3.5 describes the detailed circuit
implementation of key building blocks. The measured results are shown in Section 3.6,
followed by a conclusion of this work in Section 3.7.
3.2 Conventional Burst-mode CDRs
Figure 3.4 shows a classical PLL-based digital CDR architecture in which frequency and
phase of the voltage-controlled-oscillator (VCO) are accurately controlled to track the phase
of input data [45, 46]. Because of the feedback loop, input data jitter is ltered by the
CDR's low-pass jitter transfer function. However, limited bandwidth of the CDR causes
phase acquisition to be very sluggish, which results in a large lock time of more than 1000
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Figure 3.4: Conventional phase tracking PLL-based CDR.
UIs. In other words, CDRs using a feedback loop suer from a coupled tradeo between
input jitter ltering and lock time. This tradeo was alleviated by speeding up the PLL
locking process with the use of a programmable divider and loop lter conguration [47].
However, this technique is inadequate for burst-mode CDR applications, as it still requires
several hundred UIs to lock depending on the initial phase error. As a result, the majority
of burst-mode CDRs are based on feed-forward techniques.
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Figure 3.5: Conventional blind oversampling CDR.
One such feed-forward technique is blind oversampling where data is recovered by sampling
the input data (DIN) several times (three or more) in a single UI using multiple phases of
an asynchronous local clock as illustrated in Fig. 3.5 [48]. By using oversampled data, bit
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boundaries are continuously estimated and the data sample farthest away from the boundary
is considered the recovered data bit. The primary advantage of such CDR is its small lock
time because of its feed-forward operation. However, it suers from several disadvantages.
First, multiple high-speed samplers and the digital data detection logic consume signicant
power, which severely degrades the CDR's power eciency [49]. Second, achieving high jitter
tolerance mandates increasing the oversampling ratio, which further deteriorates the power
eciency [48]. The need for closely spaced multiple phases also makes this architecture
unsuitable at high data rates. Finally, unlike the PLL-based CDR, the oversampled CDR
architecture does not usually provide a recovered clock.
Gated-VCO(GVCO)-based CDR shown in Fig. 3.6 (a) provides a recovered clock and can
also achieve fast locking [50, 51]. Compared to an oversampling CDR, the GVCO-based
CDR consumes less power and occupies smaller area. Assuming GVCO frequency is equal
to the data rate, instantaneous phase locking is achieved by aligning GVCO phase with that
of the input data by gating the GVCO edge with data transition edge. Note that there is
no actual phase locking between data and recovered clock in GVCO-based CDRs, but it is
common to dene lock time as the time taken to achieve error-free operation. In the presence
of any frequency dierence, phase error between the GVCO and input data accumulates,
but it is reset every time a data edge is injected into the GVCO. However, in the presence of
a large number of consecutive identical digits (CIDs) during which there are no input data
transitions, the accumulated phase error exceeds 1/2UI and causes a bit error. In other
words, frequency oset degrades CDR tolerance to CIDs. To alleviate this, GVCO frequency
is controlled by using a replica VCO that is embedded in a PLL as shown in Fig. 3.6 (a).
Assuming GVCO and its replica are matched, the GVCO frequency is set within a few
hundred parts-per-million (ppm) of the incoming data rate. However, the eectiveness of this
replica biasing approach is limited by two factors: (a) mismatch between the GVCO and its
replica VCO and (b) accuracy of PLL reference clock frequency. The mismatch issue can be
alleviated by directly setting the GVCO frequency as shown in Fig. 3.6 (b) [52]. In this case,
the frequency error is governed by the accuracy of reference clock frequency, which still limits
the CDR tolerance to CIDs. Another important disadvantage of the GVCO-based CDR is
that it cannot reject input jitter because of its feed-forward operation and hence exhibits
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Figure 3.6: Conventional GVCO-based burst-mode CDR: (a) with replica VCO [50,51] and
(b) without replica VCO [52].
51
an all-pass jitter transfer characteristic, which is undesirable in many applications. In view
of these drawbacks, we present a digital burst-mode CDR that combines the advantages of
feedback and feed-forward architectures. The proposed CDR achieves programmable input
jitter ltering, instantaneous phase-locking and improved tolerance to CIDs by using a phase
tracking feedback loop along with a GVCO in which only a controlled number of data edges
are injected.
3.3 Proposed CDR Architecture
The block diagram of the proposed fast power-on full-rate burst-mode receiver is shown
in Fig. 3.7 [53]. It consists of a limiting amplier, edge injection logic (EIL) and split-
tuned digital CDR composed of a frequency-locking loop (FLL) and a type-II digital PLL
(DPLL). At initial start-up, the digital FLL drives the digitally controlled oscillator (DCO)
frequency to within the pull-in range of the CDR. The FLL consists of a counter-based
frequency detector (FD) and a 14-bit accumulator (ACCF). After the FLL locks, both
data edge injection path and the DPLL are enabled. The DPLL employs a conventional
architecture in which a bang-bang phase detector (BBPD) measures the sign of the phase
error between the incoming data and the recovered clock. The BBPD output is decimated
by a factor of 8 before feeding it to a 14-bit digital accumulator (ACCI) that implements
integral control portion of the type-II response. Decimation lowers the operating speed
and helps save power of digital circuits such as the accumulator and  modulator. The
second-order  modulator truncates ACCI output and drives the DCO using a simple
current-mode digital-to-analog converter (DAC). An analog low-pass lter that is commonly
used to suppress shaped truncation error of  DACs is avoided because its low bandwidth
increases frequency settling time. Instead, shaped noise is suppressed by leveraging the
DPLL's loop bandwidth. Loop-stabilizing proportional control is implemented by driving
the DCO with BBPD output directly. This, as opposed to adding the proportional control
in the digital loop lter, reduces loop delay and minimizes jitter caused by limit cycles [45].
In addition to the DPLL, the DCO is also controlled by the data-edge injection path to
achieve fast locking. To this end, data transitions are detected by an edge detector and
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Figure 3.7: Proposed fast power-on bust-mode receiver architecture.
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injected into the DCO much like in a conventional GVCO-based burst mode CDR [50, 52].
However, in contrast to [50, 52], where every data edge is injected into the DCO, only a
limited number of data edges are injected in the proposed architecture. This selective edge
injection in the proposed CDR is performed by the EIL, which measures the number of edges
and controls the injection rate by injecting only a pre-determined number of data edges into
the DCO. When the receiver enters o-state, EIL stops the DCO from oscillating, and
accumulators in the FLL and integral path of the DPLL store the coarse and ne frequency
control words, DF and DI, respectively. When the receiver is powered-on, DCO's frequency
is accurately preset using DF and DI.
The proposed architecture oers two main advantages. (a) By virtue of using a single
VCO, the mismatch issue that plagues conventional GVCO-based CDRs is mitigated. Fur-
thermore, because PLL locks DCO phase to input data, steady-state frequency error becomes
zero, which improves immunity of the CDR to CIDs. (b) Selective injection of data edges
ensures fast locking and helps control the jitter transfer (JTRAN) bandwidth. As shown in
Section 3.4, injecting once every M data transitions causes the JTRAN bandwidth to scale in
proportion to M. Intuitively, when M = 1, the proposed CDR simplies to the GVCO-based
architecture and exhibits all-pass JTRAN characteristic. On the other hand, because there
is no injection when M = 1, JTRAN bandwidth is equal to that of the type-II DPLL.
For values of M between one and innity, JTRAN bandwidth scales with M. Note that
phase interpolator based mixed PLL/DLL architectures were reported for clock generation
for controlling jitter transfer bandwidth [54,55], but they cannot be directly used in a CDR
because of missing data transitions.
Another important aspect of the proposed architecture is that it can tolerate greater DCO
frequency drift during the inactive time between data bursts. Voltage and temperature
variations during the o-state cause the DCO frequency to drift and introduce a frequency
error when the DCO is powered on with its preset control codes. This initial frequency error
causes jitter accumulation and reduces timing margin during power-on transient. To quantify
this eect, frequency tracking behavior of the proposed CDR and conventional PLL-based
CDR is simulated in the presence of initial frequency error and the results are presented
in Fig. 3.8. Note that conventional GVCO-based CDRs are not capable of correcting any
54
Figure 3.8: Comparison between proposed CDR and conventional PLL-based CDR: (a)
frequency-locking transient and (b) bit error response.
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frequency error and hence are not considered in this simulation. With an initial frequency
error of 0.4% and PRBS31 input data, the PLL-based CDR exhibits a very nonlinear phase-
locking response and takes nearly 3000 ns to acquire lock as illustrated in Fig. 3.8(a). Because
of the use of a bang-bang phase detector, half cycle slips occur whenever the accumulated
phase error exceeds  radians. This results in a bit error as shown in Fig. 3.8 (b), and it also
increases lock time. In contrast, data edge injection into the DCO resets the accumulated
phase error and prevents the proposed architecture from cycle slipping. As a result, no bit
errors occurred during the power-on transient and the lock time is nearly triple that of the
PLL-based CDR (see Fig. 3.8 (a)). Thus, the proposed CDR exhibits better settling time
and higher tolerance to DCO frequency drift during the o-state.
3.4 Phase Noise Analysis with Periodic Data Injection
We now analyze the impact of periodic injection of the data edge on the jitter performance
of the proposed CDR. By calculating autocorrelation of the random process describing the
error in zero-crossing times of the recovered clock, we analyze the impact of input data edge
injection on both the DCO and input phase noise ltering properties of the CDR.
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Figure 3.9: Illustration of data edge injection and the impact of PLL feedback on RCLK .
Before delving into mathematical analysis, we make the following observations. When
the data edge is injected into the oscillator, input jitter at that instant is transferred to the
recovered clock, as illustrated in Fig. 3.9. Because not every data edge is injected, only the
56
down-sampled input phase noise gets injected into the DCO. In the duration between data
edge injections, the CDR acts as a conventional type-II PLL and suppresses the injected
input phase noise. Hence, as the time between data injections increases, we expect the
proposed CDR to behave much like a conventional PLL-based CDR. On the other hand,
as the time between data injections decreases, the CDR's behavior approaches that of a
GVCO-based CDR. Note that injected input jitter remains in the recovered clock and is not
ltered in a conventional GVCO-based CDR because of the absence of PLL feedback. As a
result, the total phase noise power of the recovered clock is unaected by the injection rate.
These characteristics are derived mathematically in the following subsections.
3.4.1 Input Jitter Transfer Characteristics
We analyze input jitter transfer characteristics of the proposed CDR by rst calculating
DCO output noise power spectral density (PSD) in the presence of data injection and then
apply jitter ltering provided by the PLL. To simplify the analysis, we derive closed-form
expressions for alternating data and later scale the results with transition density to obtain
the result for random input data. We also ignore intrinsic jitter of the DCO and only focus
on the input jitter here. DCO phase noise shaping is addressed in the next section.
Let X denote the random process representing input jitter, i.e. zero-crossing timing error
of the input data, where X[i] is the error in zero-crossing time of the ith edge. We assume
that X is wide-sense stationary with zero mean and that its PSD is white. Therefore, its
autocorrelation RX(i; j) is given by [56]:
RX(i; j) = E[X[i]X[j]] =
2X
2
ij =
8><>:
2X
2
if i = j
0 if i 6= j :
(3.1)
If every data edge is injected into the DCO like in a conventional GVCO-based CDR, the
jitter sequence of the DCO output will be same as the input data. This indicates, as expected,
that the PSD of the DCO jitter is the same as input jitter, thus the input jitter transfer
characteristic of a conventional GVCO-based CDR is all-pass. However, if only every Nth
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edge is injected into the DCO, the data jitter remains in the DCO only until the next edge
is injected and the DCO output jitter sequence, Y , will then be as follows:
Y = (X[1]; X[1]; :::; X[1]; X[N + 1]; :::; X[N + 1]; X[2N + 1]; :::; X[2N + 1]; X[3N + 1]; :::):
(3.2)
Using (3.1), the autocorrelation function of Y , RY (i; j), can be calculated to be:
RY (i; j) = E[Y [i]Y [j]] =
8><>:
2X
2
if  k  i  j < N   k and j  k + 1 (mod N)
0 otherwise
(3.3)
where k is an integer from 0 to N   1. Note that Y is cyclostationary and the PSD of Y ,
SY (!), can be calculated by taking the Fourier transform of the average autocorrelation,
RY (), as follows:
RY () =
1
N
N 1X
j=0
RY (; j)
=
8><>:
2X
2
N j j
N
if j j < N
0 otherwise
(3.4)
SY (!) =
1X
= 1
e j! RY ()
=
2X
2
N 1X
k=0
sin(!k + !
2
)
sin(!
2
)
:
(3.5)
Plotting (3.5) as shown in Fig. 3.10 reveals some interesting properties. First, even if the
input noise is white, the PSD of the injected DCO output clock exhibits low-pass shape.
As N increases, noise power at high frequencies is attenuated while the low frequency is
amplied. By Parseval's theorem, total phase noise power of recovered clock (Y ) is equal
to that of the input (X) even if the shapes of their PSDs are dierent. This indicates that
varying periodic injection rate alone does not help lter input noise. It merely shapes the
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Figure 3.10: Eect of noisy input injection on DCO output for dierent injection rates: (a)
alternating input (Eq. (3.5)) and (b) random input.
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noise prole while the total noise power remains the same. Thus, conventional GVCO-based
CDRs cannot exhibit input jitter ltering function regardless of the data injection rate. On
the other hand, the DPLL in the proposed CDR lters amplied low-frequency DCO phase
noise within its bandwidth as shown in Fig. 3.11.
Figure 3.11: Analyzed phase noise prole of periodically injected DCO in feedback loop.
Hence, high- and low-frequency components of input noise injected into the DCO are
ltered by the periodic injection path and the DPLL, respectively. The noise bandwidth for
high-frequency noise is proportional to the injection rate (1/N). Thus, as the injection rate
decreases, input noise gets ltered more and its contribution to recovered clock jitter reduces.
This behavior is veried using simulations by feeding PRBS31 data with 1% UIrms random
jitter to the proposed and conventional PLL- and GVCO-based CDRs and plotting recovered
clock jitter as a function of injection rate (see Fig. 3.12). As expected, the recovered clock
jitter of the proposed CDR reduces when the injection rate is decreased and it converges to
that of the PLL-based CDR as the data edge is injected less frequently into the DCO.
As mentioned earlier, the above analysis was performed for a transition density of 1
( = 1). However, noting that only the number of transitions is scaled by , we expect
scaling the injection rate (1/N) in the derived PSD expression provides the PSD for the
case when  6= 1. This conjecture is veried by behavioral simulations in which the DCO is
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Figure 3.12: Simulated jitter performance as a function of injection rate for PLL-,
GVCO-based, and proposed CDRs.
injected with alternating data in one case and with PRBS31 random data (  0:5) in the
other. The DCO output phase noise PSD for an injection rate of 1/16 for alternating data
and 1/8 (= 0:5  1=16) for PRBS31 data match well with the predicted PSD in Eq. (3.5).
(see Fig. 3.10 (b)).
3.4.2 DCO Phase Noise Rejection
Let Z denote the random process representing DCO period perturbation caused by thermal
noise in the DCO delay stages and Z[i] be the error in the period of ith cycle. For simplicity,
ignore device icker noise and assume that Z is wide-sense stationary with zero mean and
that its power spectral density (PSD) is white. Therefore, its autocorrelation, RZ(i; j), is
given by:
RZ(i; j) = E[Z[i]Z[j]] =
2Z
2
ij =
8><>:
2Z
2
if i = j
0 if i 6= j :
(3.6)
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Because phase noise accumulates indenitely in a stand-alone DCO, its output jitter se-
quence will be of the form (Z[1]; Z[1] + Z[2]; Z[1] + Z[2] + Z[3]; :::). Now, if every Nth edge
is replaced by the data edge, accumulated phase noise of the DCO is reset every time a new
edge is injected. In that case, output jitter sequence Y will be as follows:
Y = (Z[1]; :::;
NX
i=1
Z[i]; Z[N+1]; :::;
2NX
i=N+1
Z[i]; Z[2N+1]; :::;
3NX
i=2N+1
Z[i]; Z[3N+1]; :::): (3.7)
Using (3.6), the average autocorrelation function of the cyclostationary random process
Y , RY (i  j), can be calculated to be:
RY (i  j) = 1
N
N 1X
j=0
E[Y [i]Y [j]] =
8><>:
2Z
2N
PN ji jj
k=1 k if ji  jj < N
0 if ji  jj  N :
(3.8)
The PSD of Y , SY (!), can be calculated by taking Fourier transform of its autocorrelation
function and is given by:
SY (!) =
1X
= 1
e j! RY ()
=
2Z
2
N 1X
k=0
N   k
N
sin(!k + !
2
)
sin(!
2
)
:
(3.9)
Equation (3.9) is plotted in Fig. 3.13 along with the output phase noise PSD of a stand-
alone DCO. The phase noise of DCO with periodic injection is similar to that of the DCO
embedded in a PLL feedback loop with a bandwidth of fDCO
4N
, where fDCO is the DCO
oscillation frequency. Note that multiplying delay locked loops (MDLLs) also employ similar
periodic injection where reference clock, in place of input data, is gated with the VCO
edge [57, 58]. The gated reference clock resets VCO jitter accumulation and improves jitter
performance compared to PLLs. The VCO phase noise suppression predicted by our analysis
matches well with the result in [57]. The presented analysis can also be used to show
VCO noise suppression bandwidth of the MDLL to be around fREF
4
, which was empirically
veried in [57,58]. Since periodic injection prevents the DCO phase noise from accumulating
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Figure 3.13: Eect of injection on noisy DCO output for dierent injection rates: (a)
alternating input (Eq. (3.9)) and (b) random input.
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indenitely, the DCO in the proposed CDR was designed to have relatively poor phase noise
(about -90 dBc/Hz at 1MHz oset frequency, as opposed to -100 dBc/Hz or better phase
noise in other architectures) to save power.
3.5 Circuit Implementation
The circuit details of key building blocks of the proposed receiver, namely, limiting amplier,
EIL, and DCO, are presented in this section. Other blocks such as the full-rate bang-bang
phase detector, decimator,  modulator, and current-mode DACs are implemented using
circuits similar to the ones described in [25].
3.5.1 Limiting Amplier
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Figure 3.14: Schematic of limiting amplier.
The schematic of the limiting amplier that converts low swing input data, DIN, to CMOS
levels is shown in Fig. 3.14. It is implemented using a cascade of two CML stages and a CML-
to-CMOS converter similar to the one used in [59]. The combined gain and bandwidth of the
two CML stages is about 22 dB and 2.6GHz, respectively. A CML-to-CMOS converter serves
the dual purpose of generating rail-to-rail CMOS outputs and, more importantly, isolating
the CML stages from kick-back noise of the edge detector. The input-referred noise and
oset of the limiting amplier directly impact the receiver sensitivity and therefore should
be minimized. To that end, lengths of input dierential pair transistors of the amplier
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were chosen to be larger than minimum. The CML-to-CMOS converter is designed with
minimum length devices to reduce self-loading because its oset is attenuated by the gain
of two-stage amplier stages in front of it.
3.5.2 Edge Injection Logic (EIL)
Figure 3.15: Schematic of (a) edge injection logic and its associated (b) timing diagram.
Circuit implementations of the EIL and the associated timing diagram are shown in
Fig. 3.15. An edge detector composed of a CMOS XNOR gate and an inverter-based delay
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line along with the digital logic shown in Fig. 3.15(a) are used to inject the data edge into
the oscillator. Edge injection instantaneously aligns DCO phase with the input data. The
data transitions are counted using a ripple counter and the MUX select signal, CON, is
asserted when the count reaches 2N (see Fig. 3.15(b)). For simplicity, the timing diagram
in Fig. 3.15(b) is drawn for the case when 2N equals to 4 (or N=2); i.e., every fourth data
edge is injected into the oscillator. In the prototype, N is controlled by an external digital
code to have values from 3 to 6. When CON is high, the MUX passes the data transition
edge and the DCO edge is realigned to it. Right after this injection occurs, a reset pulse is
generated to make the CON signal go back to low so that no data edge can be injected into
the DCO until the counter counts 2N more transitions in input data. Note that the edge
injection is controlled by counting the number of data transitions instead of counting the
number of clock cycles. This is because, during power-on transient when the DCO frequency
is not settled, the timing relationship between the signals in the EIL (see Fig. 3.15(b)) be-
comes unpredictable, which may result in faulty edge injection and bit errors. In order to
minimize the data-dependent jitter caused by the mismatch between date edge injection and
BBPD timing, delay of the data buer driving the BBPD was manually controlled using the
buer supply voltage as the delay-control knob instead of adding a low-bandwidth secondary
compensation loop as in [60].
In order to facilitate power-cycling, in addition to burst-mode operation, on=o port is
added to start/stop the DCO. When the receiver goes into the o-state (on=o signal goes
low), the MUX select signal is set to low and the EIL output stays low until on=o goes
high again, which forces the DCO to stop during the o-state. Note that since all the DPLL
and FLL blocks are triggered by RCLK, stopping the DCO from oscillating ensures no active
power consumption in other blocks of the CDR. All the D ip-ops' outputs in the ripple
counter are reset during the o-state to ensure the rst data edge is injected into the DCO
(for fast locking) when powered on.
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Figure 3.16: Schematic of digitally controlled oscillator.
3.5.3 Digitally Controlled Oscillator (DCO)
The schematic of the DCO is shown in Fig. 3.16. It consists of a 4-stage gated current-
controlled oscillator (GCCO) whose frequency is tuned by three digital-to-analog converters
(DACs), denoted by DACF, DACI, and DACP. Data edge generated by EIL is injected
into the GCCO using a NAND gate. The delay stages in the GCCO are implemented
using current-controlled pseudo-dierential delay cells (shown as single-ended in Fig. 3.16
for simplicity) similar to those reported in [25]. DACP converts 3-level early/late outputs
of the BBPD into current and drives the GCCO to implement proportional control of the
type-II PLL. Inputs to the other two DACs, DF and DI, are generated by the FLL and the
integral path of the DPLL, respectively. While DACF is directly driven by the 8 MSBs of
accumulator output, DACI needs to have much higher resolution and is hence implemented
as a  DAC. The 14-bit DI is rst truncated to 8-bits by a second-order  modulator
and an 8-bit thermometer-coded current-mode DAC is used to generate the output current.
Note that it is possible to ease the hardware complexity of current-mode DAC by truncating
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the input control word to fewer output bits (say 4 instead of 8). However, in that case,
suppression of additional  truncation error would require a low pass analog post lter,
which increases frequency settling time of the DCO. Simulations indicate that adding an
analog post lter decreases the recovered clock jitter by 5% (from 4.1 ps to 3.9 ps), while
increasing the frequency settling time by more than 30 times (from 20 ns to over 700 ns).
Hence, we chose 14-bit to 8-bit truncation to minimize the contribution of residual 
truncation error to recovered clock output jitter without using analog post lter.
When the receiver is turned o, the EIL stops the DCO from oscillating by outputting a
logic low as the gating signal into the GCCO. As a result, the oscillator draws no current
and its virtual supply voltage, VS, reaches VDD in the o-state. When the DCO starts
oscillating on the subsequent power-on cycle, node VS starts to settle from its initial value
of VDD even if the frequency control words DF and DI are pre-set accurately. The time
constant associated with this settling transient is inversely proportional to the impedance
and capacitance at node VS. In view of this, decoupling capacitor CD is chosen to be about
5 pF to suppress the voltage ripple on VS without increasing the settling time by more than
20 ns. Note that even if the DCO settling time is about 20 ns, thanks to edge injection, the
proposed CDR is able to recover the data correctly, i.e. achieve error-free operation even
during the settling transient of the DCO.
3.5.4 Rapid On/O Transmitter
Figure 3.17 shows the block diagram of the implemented transmitter. A rapid turn-on clock
multiplier implemented using reference injection techniques similar to those employed in the
receiver provides the clock for the PRBS generator whose output feeds the voltage-mode
(VM) driver. In contrast to a conventional VM driver that takes a long time for accurate
settling of internal node voltages, digital control that is capable of rapid turn-on is used to
regulate both the voltage swing and impedance of the output driver. A digital LDO (DLDO)
consisting of a clocked comparator, a 7-bit accumulator, and a resistive DAC generates the
regulated supply voltage, VSW of the output driver. NMOS transistor MR shields VSW from
power-supply transients. The output stage is driven by a set of inverters whose supply
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Figure 3.17: Schematic of rapid on/o transmitter.
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voltage, VPDRV, is regulated by the digital replica-biasing loop (DRBL). DRBL forces the
impedance of the replica transmitter to be equal to 0.5R by generating appropriate VPDRV.
The DLDO regulates VPDRV and produces pre-driver supply voltage, VPDRVREG. When the
transmitter is powered-o, the accumulators store the internal node voltages in digital form.
When the transmitter exits the o-state, the DACs quickly restore the analog voltages.
3.6 Measurement Results
Figure 3.18: Die micrograph.
The prototype transceiver was fabricated in a 90 nm CMOS process and occupies an active
area of 0.93mm2. The die micrograph is shown in Fig. 3.18. At 2.2Gbps data rate, the
transmitter and the receiver consume 5.8mW and 6.1mW respectively from a 1.2V supply
and achieve error-free operation (BER < 10 12) in both continuous and burst modes with
PRBS data.
To quantify the sensitivity of the proposed CDR to frequency error present at the begin-
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Figure 3.19: Measured recovered eye diagram with an initial frequency error of 1% (a)
proposed CDR and (b) conventional GVCO-based CDR.
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ning of receiving burst data, we introduce 1% frequency oset in the DCO and evaluate the
recovered eye-diagram and bit-error rate (BER). The measured recovered data eye diagram
is shown in Fig. 3.19 (a) and no bit errors were recorded during the power-on transient.
For comparison, the PLL feedback loop was disabled to mimic the behavior of a conven-
tional GVCO-based CDR and the resulting recovered data eye diagram is also shown in
Fig. 3.19 (b). The phase error accumulation caused by frequency oset manifests as increased
jitter and degrades the timing margin as seen in Fig. 3.19 (b). Because of the conventional
GVCO-based CDR's inability to correct frequency oset, phase error accumulation persists.
However, when the PLL loop is enabled, this frequency error is corrected and the jitter
caused by phase drift reduces dramatically.
Figure 3.20 (a) shows the measured jitter transfer (JTRAN) plots of the proposed CDR for
three dierent edge injection rates. The jitter transfer bandwidth scales in proportion to the
injection rate as predicted by the analysis, illustrating CDR's ability to lter input jitter in
a controlled manner. Jitter transfer bandwidth is measured to be around 30MHz when the
injection rate is 1/8, and it reduces to around 6MHz when the injection rate is changed to
1/64. Figure 3.20 (b) shows the measured jitter tolerance curves for three dierent injection
rates. They were measured with PRBS7 input data with a BER threshold of 10 12. Similar
to the JTRAN behavior, jitter tolerance corner frequency also scales in proportion to the
injection rate. High-frequency jitter tolerance is limited by DCO phase noise, data ISI, and
CIDs.
Power-on transient response when the CDR is power-cycled with 5s o-state time was
captured by an oscilloscope and is shown in Fig. 3.21. It can be observed that the DCO
stops oscillating during the o-state and that the CDR recovers the input data within 1UI,
i.e. the CDR can recover the data from the very rst bit. The 8-ns latency was introduced
by the delay in the data path (limiting amplier and the delay line in the edge detector)
and an SMA cable. The CDR's tolerance to CIDs is measured by inserting 128 zeroes in
between the PRBS7 sequence and the results are presented in Fig. 3.22. The CDR operated
error-free even in the presence of this large number of CIDs and the BER remained less than
10 12. The input sensitivity of the CDR is evaluated by measuring the BER as a function
of voltage swing of PRBS7 input data (see Fig. 3.23). The input sensitivity is measured to
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Figure 3.20: Measured (a) jitter transfer function and (b) jitter tolerance plots for 3
dierent injection rates.
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Figure 3.21: Measured power-on transient response.
be about 36mVpp to achieve BER less than 10
 12.
Power scaling behavior of the CDR is illustrated in Fig. 3.24 by plotting power consump-
tion (normalized to the peak power) as a function of the eective data rate (normalized to
the peak data rate). The eective data rate is changed by varying the duty cycle of the
on=o signal. Owing to the short turn-on time, power scales almost linearly with data rate.
Consequently, receiver energy eciency varies only from 2.77 pJ/bit to 3.87 pJ/bit, even as
the eective data rate is varied from 0.44Gb/s to 2.2Gb/s for 32-byte bursts. The o-state
power of the receiver is larger than expected due to a design error, which caused some of
the static currents to be on even in the o-state. Correcting for the error lowers the total
o-state power to 20W, which extends the lower limit of energy-proportional range from
0.44Gb/s to 0.02Gb/s. Figure 3.25 shows the overall transceiver energy eciency scaling
plot according to the eective data rate. The power scales almost linearly with the eective
data rate in both the transmitter and the receiver. Consequently, the transceiver energy
eciency varies only from 5.4 pJ/bit to 7.8 pJ/bit, even as the eective data rate is varied
from 0.44Gb/s to 2.2Gb/s.
At 2.2Gb/s, the CDR consumes 6.1mW, and the limiting amplier consumes an additional
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Figure 3.22: Measured input and recovered data waveform in the presence of 128 CIDs.
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Figure 3.23: Measured BER as a function of input data amplitude.
Figure 3.24: Normalized receiver power vs. eective data rate.
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Figure 3.25: Energy eciency vs. eective data rate.
5.5mW. The performance summary and comparison of the proposed CDR with state-of-the-
art designs are shown in Table. 3.1. Compared to other burst-mode CDRs, the proposed
CDR shows very good CID tolerance and it is the only burst-mode CDR that exhibits
signicant desirable programmable input jitter ltering characteristics. The power eciency
of the proposed receiver (5.27 pJ/bit) compares favorably in spite of using an on-chip limiting
amplier.
3.7 Summary
A digital burst-mode transceiver suited for energy-proportional links is presented. In the
receiver, by combining a feed-forward GVCO-based CDR with a phase-tracking feedback
CDR, the proposed CDR achieves both instantaneous phase-locking and input jitter lter-
ing. Furthermore, we demonstrated that the jitter transfer bandwidth can be altered in a
controlled manner by varying the injection rate. Compared to conventional GVCO-based
CDRs, thanks to the PLL feedback loop, the proposed CDR is also more immune to fre-
quency error between the VCO and the input data at the beginning of the burst. In other
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Table 3.1: Burst-mode CDR performance summary and comparison
[49] [50] [52] [61] [62] This
work
Technology 0.11m
CMOS
0.13m
CMOS
0.25m
SiGe
BiCMOS
40 nm
CMOS
65 nm
CMOS
90 nm
CMOS
CDR Ar-
chitecture
Over-
sampling
GVCO-
based w/
replica
GVCO-
based
w/o
replica
Injection-
lock w/
replica
PI-based EIL +
DPLL
Data Rate 3.2Gb/s 10Gb/s 10.3Gb/s 5.184Gb/s 6Gb/s 2.2Gb/s
BER < 10 11 < 10 12
(PRBS31)
< 10 12
(PRBS23)
< 10 10
(PRBS7)
< 10 12
(PRBS7)
< 10 12
(PRBS23)
Locking
Time
N/A 5 bits 1 bit < 20 bits 1 bit 1 bit
CID
Tolerance
N/A 31 bits 160 bits N/A N/A 128 bits
JTOL 0.7UIPP
@
10MHz
N/A 0.27UIPP
@
80MHz
1.1UIPP @
10MHz
N/A 0.3 -
0.6UIPP @
10MHz
JTRAN
BW
N/A No
rejection
No
rejection
N/A N/A 5 to
40MHz
Power [mW] 115mW 1.2W 544mW 12.4mW 22mW 6.1mW
Power
Eciency
35.9 pJ/bit 120 pJ/bit 52.8 pJ/bit 2.39 pJ/bit 3.67 pJ/bit 2.77 pJ/bit
Chip Area 0.15mm2 6.25mm2 9mm2 0.017mm2 0.018mm2 0.44mm2
Input
Tracking
Ability
No No No No No Yes
 Not including limiting amplier power
words, the proposed CDR is robust to VCO frequency drift during the o-state. The PLL
feedback also helps improve the CDR's tolerance to CIDs and reduce recovered clock jitter.
Fabricated in a 90 nm CMOS process, the prototype receiver is able to recover input data
from the very rst bit and consumes 6.1mW at 2.2Gb/s. Owing to the short turn-on time,
receiver energy eciency varies only from 2.77 pJ/bit to 3.87 pJ/bit, when the eective data
rate is varied from 0.44Gb/s to 2.2Gb/s. By varying the injection rate from 1/64 to 1/8,
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the JTRAN bandwidth was shown to vary from 5MHz to 40MHz. Using a limiting ampli-
er resulted in a measured input sensitivity of 36mV for a BER of 10 12. The prototype
transceiver energy eciency achieves from 5.4 pJ/bit to 7.8 pJ/bit, when the eective data
rate is varied from 0.44Gb/s to 2.2Gb/s.
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CHAPTER 4
CONCLUSIONS
4.1 Conclusions
This dissertation explored design approaches for power optimization in high-speed wireline
transceivers, from both circuit- and system-level perspectives, which can make them much
more energy ecient than that with power optimization using only circuit-level techniques.
The main contributions are summarized as follows:
In Chapter 2, a multi-Gb/s transceiver of forwarded clock architecture that achieves the
best energy eciency ever published in the literature is presented. Designing a transceiver
that can work in near-threshold voltage region and that is compatible with near-threshold
voltage computing units or processors can greatly improve the energy eciency of the whole
system. Relatively large device variation in that voltage region, however, makes the design
of integrated circuits, especially analog blocks, challenging. The proposed transceiver em-
ploys aggressive supply voltage scaling to achieve good energy eciency, while parallelized
transmitter and receiver synchronized by low-rate multi-phase clocks are adopted in order
not to sacrice performance or data rate even at a supply voltage close to the device thresh-
old voltage. Phase spacing errors resulting from device mismatches are corrected using a
self-calibration scheme. The proposed phase calibration method uses a single digital DLL
for calibrating all the phases, which has advantages in that it is not sensitive to the supply
voltage level. Thanks to this technique, the proposed multi-Gb/s transceiver operates ro-
bustly and energy-eciently at a very low supply voltage. The energy eciency and data
rate of the prototype transceiver vary from 0.29 pJ/bit to 0.58 pJ/bit and 1Gb/s to 6Gb/s,
respectively, as the supply voltage is varied from 0.45V to 0.7V.
In Chapter 3, a digital rapid on/o transceiver suited for energy proportional-operation is
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presented. Designing a link that can be turned on and o rapidly can help the whole system
adapt to dynamic bandwidth requirements energy-eciently. However, simply turning on
and o the link does not result in constant energy eciency because of the large turn-on
time of some blocks such as PLLs and CDRs, which makes the design of a rapid on/o
link dicult. In order to solve this issue, by combining a feed-forward GVCO-based CDR
with a phase-tracking feedback CDR, the proposed CDR achieves both instantaneous phase-
locking and input jitter ltering. Furthermore, it is demonstrated that the jitter transfer
bandwidth can be altered in a controlled manner by varying the injection rate. Compared
to conventional GVCO-based CDRs, thanks to the PLL feedback loop, the proposed CDR is
also more immune to frequency error between the VCO and the input data at the beginning
of the burst. In other words, the proposed CDR is robust to VCO frequency drift during
the o-state. The PLL feedback also helps improve the CDR's tolerance to CIDs and reduce
recovered clock jitter. Due to the short link turn-on time, the implemented transceiver
energy eciency varies only from 2.77 pJ/bit to 3.87 pJ/bit, when the eective data rate is
varied from 0.44Gb/s to 2.2Gb/s, which can improve the overall system energy eciency
in many practical usage scenarios.
4.2 Future Work
Concluding this dissertation, I would like to mention some future research that is missing
here but will enable the proposed energy-ecient transceivers to become more useful in many
practical systems.
First, further research on the circuits controlling the supply voltage of the link, such as a
DC-DC converter or a low-dropout (LDO) regulator, needs to be done. In both the near-
threshold link and the rapid on/o link, the supply voltage of the link has been assumed to
be ideal. However, in practice, the supply voltage changes much depending on the amount
of current the link consumes. Especially, in a rapid on/o link, when the link is turned on,
current consumption abruptly increases, and this causes a sudden drop in the supply voltage.
Since a supply voltage regulator has a feedback architecture, it takes a long time for the
supply voltage to settle back to its nominal value, which increases the system turn-on time
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and degrades the energy eciency of the link at low utilization. Therefore, designing a fast-
settling supply-voltage regulator will help the overall system improve its energy eciency.
Second, the proposed rapid on/o receiver design technique is dicult to apply when the
communication channel is lossy. Actually, this is the problem of all the existing burst-mode
CDRs with gated-VCO architecture. Because, in a lossy channel environment, the received
signal has huge inter-symbol interference (ISI), edge injection will perturb the sampling
clock and result in increased BER. For this reason, the burst-mode communication has been
limited to applications where lossless channels, like optical bers, are used. Communication
with lossy channel generally requires higher power consumption due to complex equalization
scheme. Thus, if a burst-mode receiver for lossy channels can be implemented, energy
eciency of many systems requiring long-distance communication will improve a lot.
Last, in order to take full advantage of a rapid on/o link, further research on how to
control the link intelligently is required. So far, it has been assumed that an oracle in the
system decides optimally when to turn on and o the link. However, in practice, since
the data trac is not deterministic, the on/o signal for the link has to be controlled in a
stochastic manner accordingly. In an ideal rapid on/o link, it can be easily controlled by
simply checking whether data comes to the link or not. This controller, however, cannot
be optimal in real rapid on/o links because turning on the link for a very short time will
lead to worse energy eciency due to extra energy for power state transition. Thus, the
controller has to take into account this overhead energy and try to pursue the best energy
eciency for all possible random incoming data patterns. So far, no research has been done
in this area. In my opinion, the controller can make use of some machine learning algorithm,
but this requires further research.
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